Serial Bus with Priority based Arbitration and Split Transactions on FPGA

“A fully integrated RTL implementation and self-checking testbench for a Serial Bus with a centralized arbiter, 2 Masters and 3 Slaves. The design supports split transactions, priority-based arbitration, and a self-selecting address decoder scheme” Project report: Download PDF

Code: GitHub repository